



AN1336

APPLICATION NOTE

Power-Fail Comparator for NVRAM Supervisory Devices

DEALING WITH UNEXPECTED POWER LOSS

Inadvertent or unexpected loss of power can cause a number of system level problems. Memory loss, uncontrolled program status and indeterminate processor state are just a few of the issues which can occur during catastrophic power failure. Power-fail recovery is critical for applications created to perform machine control or instrumentation monitoring, therefore knowing the state of the operating system at the time of power loss is very important.

The function of the **Power Fail Comparator** is to provide several milliseconds of early warning that power is failing. This advance warning (see Figure 1) will allow a system to perform operations necessary to prepare for a controlled shutdown sequence. By using a special Power-Fail Input (PFI) to monitor the unregulated supply voltage, a Power Fail Output (PFO) can be generated t_{PFD} after the supply falls below the Power-Fail Threshold (V_{PFI}). This is made possible by the ability of a power supply to continue to function and to provide output power for a period of time after the input power to the power supply has failed. This facility enables the power supply to ride through missing half cycles or missing cycles in an AC supply (see Figure 2 on page 2).

Figure 1. Power-Fail Warning






Figure 2. Supply Hold-Up



This is a result of the RC time constant inherent to most power supplies (see Figure 3). This time constant is dominated by capacitors C_1 and C_3 (C_2 is usually quite small). C_1 will affect the V_{UNREG} slew rate during power-fail, while C_3 and C_1 will more directly affect the regulated V_{CC} slew rate. Thus when the AC input fails, this capacitance will continue to power the circuit for several milliseconds, typically on the order of 10ms or more.

Figure 3. Typical Power Supply




FUNCTIONAL DESCRIPTION

An independent bandgap reference comparator is used to monitor the unregulated supply voltage by connecting this supply to the Power-Fail Input pin. The RC time constant of the typical power supply will provide several milliseconds of operating voltage before decaying below a usable value. The Power-Fail Input is constantly compared with an internal voltage reference of 1.25V (see Figure 4). If the input voltage falls below 1.25V, the Power-Fail Output goes low. When it later goes above 1.25V, the output returns high.

Adding two external resistors (see Figure 5 on page 4) as a voltage divider circuit allows the comparator to supervise any voltage above 1.25V. The formula to calculate the trip point voltage of PFI (V_{PFI}), which is dependent upon R1 and R2 is:

$$V_{TRIP} = \frac{V_{PFI}(R1 + R2)}{R2} \quad \text{Where } V_{PFI} = 1.25V$$

Figure 4. Power-Fail Comparator Circuit




The sum of both resistors should be about 1Mohm to minimize power consumption and to ensure the current in the PFI pin can be neglected compared with the current through the resistor network. The suggested resistor values are shown below (see Table 1). The tolerance of the resistors should not exceed 1% to ensure the sensed voltage does not vary too much.

Table 1. Look-up Table for Different Trip Points

R1 (kOhms)	R2 (kOhms)	Vtrip (V)
750	130	8.5
910	130	10.0
820	100	11.5
820	91	12.5
1100	100	15.0

PFI/PFO OPERATION IN A SYSTEM (HOW DOES IT WORK?)

Figure 5. PFI/PFO in a Typical System



A typical power failure can be described by the following three events (see Figure 6):

1. PFI Triggered (t_0):

As V_{UNREG} falls below the V_{PFI} threshold, $\overline{PFO}$ is asserted on the MCU's Non-maskable Interrupt (NMI) pin. When NMI is asserted, the MCU halts its current task and begins saving critical data to the NVRAM (safeguard routine).


2. V_{CC} begins to fall (t_1):

The MCU will continue functioning until the safeguard routine is complete or $\overline{RESET}$ occurs.

3. $\overline{RESET}$ Asserted and/or Write Protect occurs (t_2):

At this point, the MCU needs to have completed the safeguard routine. This results in a safeguard window from PFI to $\overline{RESET}$ /Write Protect ($t_2 - t_0$).

Figure 6. Power Failure Sequence



This safeguard window can be used for a number of purposes, depending on the application:

Power Save

The MCU can switch off, one by one, all non-critical peripheral components to conserve energy for safeguard routines.

Data Transfer

The MCU may transfer data from the scratch pad memory to the Non-Volatile Memory. It takes only a few MCU cycles if using NVRAM, but can take several milliseconds when this data needs to be stored in an EEPROM or Flash memory.

Scratch Pad RAM Over-Write

Many applications are now required to run encode/decode algorithms (e.g. DES or RCA) for higher security. Therefore it is sometimes preferable to over-write the working space before power-down to prevent the contents of the RAM from being read illegitimately.

ADVANTAGES OVER TRADITIONAL POWER MONITORING

Typical power monitoring (or supervisory) devices offer features such as brown-out detect by monitoring the voltage at the V_{CC} pin, then asserting a RESET output when V_{CC} drops below a minimum level. Some may also include chip-enable gating or chip-enable write protection which will disable access to the memory, thereby protecting the SRAM contents from errant writes by an MCU that is operating in an undervoltage condition. These are good features and necessary to avoid catastrophic data loss, but unfortunately do not occur early enough to allow the MCU to gracefully enter a fail-safe state. Any of the following scenarios will result in unsatisfactory system shutdown:

Loss of Processor State

When the RESET occurs, any information not already stored to the NVRAM will be lost. This includes the processor state, the program status, and any information still in the scratch pad RAM, but not in the NVRAM.

RESET occurs during a write cycle

If the MCU is writing to memory when RESET occurs, that data will most likely be corrupted. This applies to EEPROM and Flash memories as well as NVRAM.


Write Protect Occurs before RESET

If the NVRAM gates off access to the SRAM prior to processor RESET, the processor may continue accessing/writing the NVRAM expecting that the data written is secure (when it has in fact, been lost).

HYSTERESIS


Hysteresis may be added to PFI for additional noise margin if desired (see Figure 7). The ratio of R1 and R2 should be selected such that PFI sees V_{PFI} when V_{UNREG} falls to its trip point (V_{TRIP}). Connecting R3 between PFI and $\overline{PFO}$ provides the hysteresis and should typically be more than 10 times the value of R1 or R2. The hysteresis window will extend both above (V_H) and below (V_L) the original trip point.

Figure 7. Adding Hysteresis



Connecting an ordinary signal diode in series with R3 (see Figure 8) so the lower trip point (V_L) to coincide with the trip point without hysteresis, causing the entire hysteresis window to occur above V_{TRIP} . This method provides additional noise margin without compromising the accuracy of the power-fail threshold when the monitored voltage is falling. The current through R1 and R2 should be at least $1\mu A$ to ensure that the $25nA$ PFI input current does not shift the trip point. The capacitor C1 is added for noise rejection and should be quite small (e.g., $\sim 100nF$), but is optional.

Figure 8. Hysteresis on Rising V_{IN}



AN1336 - APPLICATION NOTE

Table 2. SUPERVISORY ZEROPOWER/TIMEKEEPER® Products with Power-Fail Comparator

Category	Devices
ZEROPOWER (SZ)	M40SZ100Y, M40SZ100W
TIMEKEEPER (ST)	M48ST59Y/V/W, M48ST37Y/V/W, M41ST85Y/W, M41ST84Y/W

CONTACT INFORMATION

If you have any questions or suggestions concerning the matters raised in this document, please send them to the following electronic mail addresses:

apps.nvram@st.com

(for application support)

ask.memory@st.com

(for general inquiries)

Please remember to include your name, company, location, telephone number, and fax number.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics
All other names are the property of their respective owners.

© 2001 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

www.st.com